An Ultra High Throughput and Power Efficient TCAM-Based IP Lookup Engine

Kai Zheng, Chengchen Hu, Hongbin Lu, Bin Liu
Department of Computer Science and Technology
Tsinghua University
Beijing, China 100084
Zk01@mails.tsinghua.edu.cn, Chengchenhu@yahoo.com.cn, Lu-hb02@mails.tsinghua.edu.cn, Liub@tsinghua.edu.cn

Abstract—Ternary content-addressable memory (TCAM) is widely used in high-speed route lookup engines. However, restricted by the memory access speed, the route lookup engines for next-generation terabit routers demand exploiting parallelism among multiple TCAMs. Traditional parallel methods always incur excessive redundancy and high power consumption. We propose in this paper an original TCAM-based IP lookup scheme that achieves an ultra high lookup throughput and a high utilization of the memory while being power efficient. In our multi-chip scheme, we devise a load-balanced TCAM table construction algorithm together with an adaptive load balancing mechanism. The power efficiency is well controlled by decreasing the number of TCAM entries triggered in each lookup operation. Using 133MHz TCAM chips and given 25% more TCAM entries than the original route table, the proposed scheme achieves a lookup throughput of up to 533Mpps and is simple for ASIC implementation.

Keywords—TCAM, route lookup, throughput, power consumption

I. INTRODUCTION

IP address lookup is one of the key issues in designing high performance routers. The challenge arises from that a) the length of IP prefix is variable and the incoming packet does not carry the prefix length information for IP lookup; b) one IP address may match multiple prefixes in the forwarding table and the longest matching prefix, or longest matching prefix (LMP), should be chosen; c) advances in fiber-optic technology is pushing the line rate of core routers to 40Gbps or even higher, which implies that a single line card would support the packet processing rate of 128Mpps (packets per second) or higher.

Currently, packet forwarding based on CIDR IP addresses is well understood with both trie-based algorithms and TCAM-based schemes. Although many alterations have been proposed to optimize the original trie structures [1-3], the lookup speed in trie-based mechanisms using DRAMs or SRAMs can hardly be further improved because of its intrinsic characteristic. Ternary content addressable memory (TCAM) is a fully associative memory that allows a “don’t care” state to be stored in each memory cell in addition to 0s and 1s. It is a promising device to build a high-speed LMP lookup engine, because it returns the matching result within a single memory access time. In contrast, many trie-based algorithms may require multiple memory accesses for each lookup. Moreover, updating the forwarding table in TCAM-based schemes is generally simpler than that in trie-based algorithms.

However, the high cost to density ratio and low power efficiency of the TCAM are traditionally the major concerns in building the lookup engine. Furthermore, although the TCAM can finish each lookup with a single memory access, the lookup throughput is restricted by the TCAM access speed. Current TCAM can work at a speed up to 266MHz [4], which still cannot meet the need of next-generation terabit routers. Recent developments in TCAM technology have effectively addressed the issue of high cost to density ratio. There are commercially available TCAM devices with the density up to 18M bits per chip and the costs that are comparable with the trie-based schemes [4-6].

Many researches have been conducted to optimize the TCAM-based lookup engines [7-11]. Liu et al. [7] use both pruning techniques and logic minimization algorithms to reduce the size of TCAM-based forwarding tables, which in turn reduces the cost and power consumption of the TCAMs. However, the power consumption is still quite high. Zane et al. [8] developed a power efficient lookup engine benefited from a new feature of some TCAMs called “partition-disable”. The idea is that during a parallel lookup operation, not all entries in the table are compared. If a large forwarding table can be partitioned into small partitions and only one containing the prefixes that match the incoming IP address is enabled during the lookup operation, the power consumption of the TCAM can be dramatically reduced. However, it requires the hardware support of the new feature.

We presented a simple distributed parallel lookup algorithm in [12]. Using 4-8 memory chips for parallel lookup operations

---

1 This research is supported by NSFC (No.60173009 & No.60373007) and National 863 High-tech Plan (No.2003AA115110).
and assuming that the traffic is evenly distributed among IP prefixes, the proposed scheme achieves a lookup speedup of 3–7, while the memory requirement remains unchanged. Nevertheless, due to the facts that the traffic load among the IP prefixes is not so evenly distributed, the lookup throughput becomes non-deterministic. Panigrahy et al. proposed a multi-chip mechanism to improve lookup throughput [10]. In their scheme, eight or more TCAM chips are used for parallel lookup operation. Based on certain assumptions of the traffic distribution and by doubling the number of entries (duplicating the TCAM contents), a speedup factor of five is achieved. However, eight chips need eight separate data buses (a large pin count) and the traffic distribution ASIC needs to work at 8*133MHz>1GHz, which is difficult to implement. The doubled number of route entries also distinctively increases of the cost and power consumption, which makes it non-scalable.

In this paper, we propose an ultra high throughput and power efficient IP lookup scheme using regular low cost TCAMs to satisfy the demand of next-generation terabit routers. Our scheme exploits multiple memory modules for parallel table lookup operations, which is the key to break the restriction of the TCAM access speed and to reduce the power consumption. We have also devised the algorithms to solve the two main issues in applying chip-level parallelism. The first issue is how to evenly allocate the route entries among the TCAM chips to ensure a high utilization of the memory. The second one is how to balance the lookup traffic load among the TCAMs to maximize the lookup throughput.

The rest of the paper is organized as follow. Section II presents a distributed TCAM table organization and the load-balance-based table construction algorithm. Section III describes the complete architecture of the proposed ultra high throughput and power efficient IP lookup engine. Section IV presents the theoretical performance estimation based on queuing theory and the simulation results of the proposed scheme. Section V gives the concluding remarks.

II. DISTRIBUTED PARALLEL TCAM ORGANIZATION AND LOAD-BALANCE-BASED TABLE CONSTRUCTION ALGORITHM

Our scheme exploits the parallelism among multiple TCAMs to increase the lookup throughput. By the analysis of the existing route tables, we first introduce a method to divide the forwarding table into small segments. A load-balance-based table construction algorithm is then proposed to evenly allocate these segments into TCAMs while keeping the lookup traffic load balanced among them. At the end of this section, we introduce the concept of dynamic power efficiency for the power consumption analysis.

A. Terminology and Definition

To avoid confusion, we present the definitions below that will be used throughout the paper.

Definition 1:

The bits in an IP address are ordered as shown in Fig. 1, where the 1st bit (MSB) lies in the leftmost position and the 32nd bit (LSB) lies in the rightmost position.

![Figure 1. IP address format.](image)

Definition 2:

An extended forwarding table is derived from the original forwarding table by expanding each prefix of length \( L \) \((L<13)\) into \(2^{13-L}\) prefixes of length 13. For example, prefix \(<10.0.0.0/8>\) is expanded into \(2^{13-8}\) = 32 prefixes as below:

\[
<10.0.0.0/13>:00001010.00001***.********.********
<10.8.0.0/13>:00001010.00000***.********.********
.....
<10.248.0.0/13>:00001010.11111***.********.********
\]

It is straightforward that the extended forwarding table is equivalent to the original one. Since the number of prefixes shorter than 13 bits is quite small, the expanding operation introduces few additional route entries. We introduce this operation to facilitate the forwarding table segmentation as described in Definition 5. Without special notice, the forwarding table in the rest of the paper refers to the extended forwarding table.

Definition 3:

The proposed scheme may contain redundant entries. Let \(N_0\) be the number of the entries in the original forwarding table; \(N\) be the number of the entries in the extended table \((N_0 \approx N)\); \(M\) be the actual number of entries in the table of the proposed scheme. \(Prefix[i]\) denotes the \(i\)-th prefix in the extended table, where \(i\) is from 1 to \(N\).

Definition 4:

Let \(K\) be the number of TCAM chips that are used in parallel. \(K\) equals 4 in our simulation.

Definition 5:

A concept of ID (segment) is defined to classify the prefixes in the forwarding table. We define the \((10-13)\)-th bits of a prefix as its ID. For instance, the ID of prefix \(<10.16.0.0/13>\) is “0010” (2) and the ID of prefix \(<10.36.5.0/24>\) is “0100” (4). We say \(Prefix[i]\) \(\in\) \(j\), when the ID of \(Prefix[i]\) equals \(j\). We also use the ID segment to identify the ID group, the set of the prefixes with the same ID.

Definition 6:

Because the lookup traffic distribution among the IP prefixes can be derived by certain statistical method, we assume that it is known here. \(D_{Prefix[i]}\) is defined as the ratio of the traffic load of \(Prefix[i]\) to the total bandwidth.

\[\]

\footnote{Use the rule of LMP when the expanded prefixes overlapped.}

\footnote{We extend the routing table of Mae-West router and get no more than 2\% additional entries.}
Therefore,
\[ \sum_i D_{-prefix[i]} = 1. \]  \hspace{1cm} (2.1)

**Definition 7:**
We introduce a concept of storing redundancy rate here. The redundancy rate of a specific prefix (or ID group) is defined as the number of duplications of this prefix (or ID group) stored in the TCAM chips. The redundancy rate of the entire scheme is \( M/N \).

**Theorem 1:**
In the (extended) forwarding table, two prefixes with different IDs do not need to be stored in any specific order when applying the longest prefix matching operation. As long as the prefixes in an ID group are stored in the decreasing order of prefix lengths, the TCAM(s) will return the correct matching result.

**Proof:**
TCAM-based matching requires that Prefix 1 should be stored in lower address than Prefix 2 if Prefix 2 is the prefix of Prefix 1; but two prefixes each one of which is not a prefix of the other can be stored in arbitrary order. Since each prefix in the extended forwarding table has a length of 13 or more, the first 13 bits of two prefixes with different IDs must be different to each other. Therefore, they need not to be stored in any specific order.

**B. Analysis of the Existent Route Table**
We have analyzed the route table snapshot data provided by the IPMA\(^iv\) project and found out that the route prefixes can be evenly classified into groups by certain bits of themselves. We use the (10-13)-th bits of the prefixes (their IDs) in the four route tables to classify them into \( 2^4=16 \) groups, and get the result as shown in Fig. 2. All of the four tables show quite even distribution. It also tends to be that the larger the route table is, the better result we can get.

**C. Distributed Memory (TCAM) Organization**
We have introduced a simple but efficient method to partition the forwarding table into small segments by using the ID bits of the prefixes. Since multiple TCAMs are used in our scheme, the next step is to allocate these ID segments (groups) to each TCAM. Based on the above route table analysis, we know that the prefixes are evenly distributed into each ID group the size of which is approximately \( N/16 \). Therefore, we may partition each TCAM into small blocks with a size of \( N/16 \) (or slightly larger) so that each block can store one ID group. Now we use the ID group as the basic unit to allocate the prefixes among the TCAMs. As Theorem 1 dictates, as long as the prefixes in an ID group are arranged in the decreasing order of prefix length, the TCAM will return the LMP as the result.

**D. Load-Balance-Based Table Construction Algorithm**
Allocating the prefixes evenly and balancing the lookup traffic among the TCAMs are the two tasks of the proposed table construction algorithm. We have addressed the first task in the subsection above. For the second task, we first calculate the load distribution of the ID groups, \( D_{-id[j]}(j=1...16) \), by summing up the distribution of the prefixes in the same ID group:
\[ D_{-id[j]} = \sum_{prefix[k]} D_{-prefix[k]} \]  \hspace{1cm} (2.2)

Two methods can be then introduced to balance the lookup traffic among the TCAMs. Firstly, we can use \( D_{-id[j]}(j=1...16) \) as the weights of the ID groups and make the sum of the weights of the ID groups in each TCAM balanced. Secondly, for the ID groups with large weights, we may introduce storing redundancy into the scheme. By duplicating the prefixes in a specific ID group to multiple TCAMs, we distribute the traffic of the ID group among these TCAMs. For example, if ID group \( j \) is allocated (duplicated) to three TCAMs, then each one of these three chips bears a traffic load of \( D_{-id[j]}/3 \). Our proposed algorithm is the combination of these two methods. Before we describe the table construction algorithm, a mathematical model of the problem is introduced.

---

\(^iv\) A joint effort of the University of Michigan and Merit Network, on http://www.merit.edu/ipma.
Mathematical Model of the Problem:

Let $K$ be the number of TCAM chips; $Rd$ be the storing redundancy rate of the whole mechanism; $T$ be tolerance of the discrepancy of table sizes among the TCAM chips; $P$ be the length of the ID segment (It is assumed to be 4 in the proposed mechanism) and there should be $2^P$ ID groups. $K$, $Rd$, $T$, and $P$ are given.

Let $S$ be the set of all the ID groups, $S = \{1, 2, \ldots, 2^P\}$; $Q_k$ ($k = 1, \ldots, K$) be the set of the ID groups that are allocated to TCAM chip $k$, and $Q_k \subseteq S$ and $\bigcup Q_k = S$. $|Q_k|$ denotes the number of elements (ID groups) that $Q_k$ contains.

We define the number of TCAMs that ID Group $i$ is allocated into as $G[i]$ $(1 \in S)$; $G[i]$ denotes the storing redundancy rate of the ID group $i$.

We define $W[i]$ as the incremental traffic load distributed to a TCAM chip when ID group $i$ is allocated to this chip, so $W[i] = D_{-i}G[i]$, $(i \in S)$, and we call $W[i]$ the Partition-load of ID group $i$.

We define $D[k]$ as the traffic load allocated to TCAM chip $k$, so $D[k] = \sum_{i, j} W[i]$, $(k = 1, \ldots, K)$; then the optimization problem is given by

The Load-Balance-Based Table Construction Problem

Subject To.

$$Q_j \subseteq S, j = 1, 2, \ldots, K, \bigcup Q_j = S;$$

$$|Q_j| - |Q_j| \leq T \quad (0 \leq i \leq K, 0 < j \leq K);$$

$$BOO[i,j] = \begin{cases} 1, & i \in Q_j, \\ 0, & i \notin Q_j; \end{cases}$$

$$G[j] = \sum_{i \in S} BOO[i,j];$$

$$\sum_{j \in S} G[j] \leq 2^P \times Rd \quad (j \in S);$$

$$
1 \leq G[j] \leq T, \quad G[j] \in Z^+ \quad (j \in S);$$

$$D[k] = \sum_{j \notin Q_k} D_{-i}G[j] \quad (k = 1, \ldots, K);$$

Minimize: $\max(D[k]) - \min(D[k])$ $(k = 1, \ldots, K)$.

This problem is proven to be NP-hard (please see Appendix for the proof). Therefore, we give a greedy algorithm to solve the problem.

The task of this algorithm is to figure out an allocation scheme $(\{Q_k\}, k = 1, \ldots, K)$ of the ID groups, with which the lookup traffic distribution among the TCAM chips $(D[k], k = 1, \ldots, K)$ is as even as possible.

Based on the traffic distribution $(D_{-i}G[i])$, the redundancy rates of the ID groups $(G[i])$, $(i \in S)$ are calculated iteratively aiming at maximizing the sum, so as to maximize the TCAM space utilization (while satisfying restriction 2.7).

Then the ID groups are allocated to TCAM chips following two principles: 1) ID groups with larger $Partion-load (W[i])$ are allocated more preferentially; 2) TCAM chips with lower load are allocated to more preferentially.

Load-Balance-Based Table Construction Algorithm

1) Pre-Calculation: /* Calculate $G[i]$ iteratively */

Initialize $a = 0.0$, $b = 1$, $\lambda = (a + b) / 2$,

$$\text{Obj} = 2^P \times Rd \gamma,$$

$\text{precision} = 0.001$. We define function $F(X)$ as

$$\{ P[j] = \min \{ P', j \} K \},$$

$Y = \sum_{i} P[j] - \text{Obj}$

return $Y$;

/* As it is obvious that $F(0) < 0$, $F(1) \geq 0$, and $F(x)$ is a monotonic function, we can find a solution to $F(\lambda) = 0, \lambda \in (0, 1)$ */

while $F(\lambda) \neq 0$

if $F(\lambda) < 0$

$a = \lambda$; /* $a$ denotes the lower bound */

else

$b = \lambda$; /* $b$ denotes the upper bound */

end;

$\lambda = (a + b) / 2$;

if $|b - a| \leq \text{precision}$

break;

end if;

end while;

$G[j] = 2^P \times Rd \times D_{-i}G[i] \quad (j \in S)$;

$G[j] = \min \{ G[j] K \}, (j \in S)$;

Let $W[j] = D_{-i}G[i] \quad (j \in S)$;

2) Initialization:

$$Q_k = \Phi \quad (k = 1, \ldots, K);$$

$$D[k] = 0 \quad (k = 1, \ldots, K);$$

$$i = j = k = 0;$$

3) Sort $i, i = 1, 2, \ldots, 2^P$ in the decreasing order of $W[i]$, and record the result as $\{ \text{Sid}[1], \text{Sid}[2], \ldots, \text{Sid}[2^P] \}$;

4) for $i$ from 1 to $2^P$

for $j$ from 1 to $G[i]$

Sort $\{k, k = 1, \ldots, K\}$ in the increasing order of $D[k]$, and record as $\{ \text{Sid}[1], \text{Sid}[2], \ldots, \text{Sid}[K] \}$;

for $k$ from 1 to $K$

if $\text{Sid}[i] \in Q_j$ and $Q_j \leq \min \{ Q_k, \text{+T} \}$

then $Q_j = Q_j \cup \{ \text{Sid}[i] \}$;

$D[Q[j]] = D[Q[j]] + W[\text{Sid}[i]]$;

\footnote{Denotes a Round operator here.}

\footnote{Denotes a Ceiling operator here.}
break;
end if;
end for;
end for;

5) output \{Q_k, k = 1,...,K\}.

According to our simulation results, the iteration in step 1 converges quickly. By applying the greedy algorithm, fairly good result can be achieved when all of the restrictions are satisfied.

An Example:
Suppose that the traffic distribution among ID groups is given by Table I.

<table>
<thead>
<tr>
<th>ID</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>D_id%</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>5</td>
<td>19</td>
<td>7</td>
<td>8</td>
<td>8</td>
</tr>
</tbody>
</table>

If \(R_d = 1.25\), \(T = 1\), and \(K = 4\), then the allocation result given by the algorithm is shown as Table II.

<table>
<thead>
<tr>
<th>Group</th>
<th>ID</th>
<th>Partition #</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>#1</td>
<td>I II III IV V</td>
</tr>
<tr>
<td>H</td>
<td>#2</td>
<td>10 4 12 2 13</td>
</tr>
<tr>
<td>I</td>
<td>#3</td>
<td>7 12 15 1 11</td>
</tr>
<tr>
<td>P#</td>
<td>#4</td>
<td>6 4 8 9 14</td>
</tr>
</tbody>
</table>

And the traffic load among the 4 chips is given by Table III.

<table>
<thead>
<tr>
<th>Chip #</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load%</td>
<td>24.67</td>
<td>25.67</td>
<td>24.33</td>
<td>25.33</td>
</tr>
</tbody>
</table>

E. Analysis of the Power Efficiency

Traditional TCAM is a fully parallel device. When the search key is presented at the input, all entries are triggered to perform the matching operations, which is the reason of its high power consumption. Current high-density TCAM devices consume as much as 12–15Watts per chip when all the entries are enabled for search. In fact, however, the power consumption of the TCAM can be lowered down. We found that not all the entries need to be triggered simultaneously during a lookup operation. The entries that really need to be triggered are the ones matching the input key. Thus, the way of making the power consumption efficient is to avoid the non-essential entries from being triggered during a lookup operation. In order to measure the efficiency of power consumption in each lookup operation, we introduce the concept of dynamic power efficiency (DPE), as defined below:

**Definition: Dynamic Power Efficiency (DPE)**

Let \(V_i\) be the number of entries triggered during a specific lookup operation and matching the input search key \(i\); \(W\) be the total number of entries triggered during a specific lookup operation.

We define \(DPE(i)\) as:

\[
DPE(i) = \frac{V_i}{W};
\]

For instance, suppose that the input search key \(i\) is “A.B.C.D”, and there are five route prefixes matching this key in the route table, which are: A/8, A.B/12, A.B/16, A.B.C/24, and A.B.C.D/32. And the size of the total route table (all in a single chip) is 128,000, and all the entries are triggered during a lookup operation, then

\[
DPE(i) = \frac{5}{128,000} = 3.90625 \times 10^{-5}.
\]

There are two ways to decrease the number of entries triggered during a lookup operation. One is to store the entries in multiple small chips instead of a single large one. The other is to partition one TCAM into small blocks and trigger only one of them during a lookup operation. If the hardware (TCAM) supports the partition-disable function, the proposed scheme can be benefited from both methods.

We still use the example mentioned above. If we use four small TCAMs instead of (to replace) the large one and partition each of them into 8 blocks to store the route prefixes, assuming that the storing redundancy rate is 1.25, then the number of prefixes that stored in each of the \(4 \times 8 = 32\) blocks should be \(128,000 \times 1.25/32 = 5,000\). Applying the proposed TCAM partition method and supposing that the hardware supports the partition-disable feature, the \(DPE\) is now increased to \(\frac{5}{5,000} = 1.0 \times 10^{-3}\), meaning that the power consumption efficiency is increased by a factor of more than 25.

### III. COMPLETE IMPLEMENTATION ARCHITECTURE

The complete implementation architecture of the ultra high throughput and power efficient lookup engine is shown in Fig. 4. Given an incoming IP address to be searched, the ID bits of the IP address are extracted and delivered to the Indexing Logic for a matching operation. The Indexing Logic will return a set of partition numbers indicating which TCAMs and which block inside each TCAM may contain the prefixes matching the IP address. The priority selecting logic (adaptive load balancing logic) selects one TCAM with the shortest input queue (FIFO) from those containing the matching prefixes and sends the IP address to the input queue corresponding to the selected TCAM. In order to keep the sequence of the incoming IP addresses, a tag (the sequence number) is attached to the IP address being processed.
A. The Indexing Logic

The function of the Indexing Logic is to find out the partitions in the TCAMs that contain the group of prefixes matching the incoming IP addresses. Fig. 5 shows the structure of the Indexing Logic. It is composed of groups of parallel comparing logics. Each group corresponds to one TCAM and each comparing logic corresponds to a partition in the TCAM. The Index field represents the ID of the prefix group and the Partition field represents the block in which this group of prefixes is stored. Each group of the comparing logic has a returning port. If the ID bits of the incoming IP address match one of the indexes in a group, the corresponding partition number is returned; otherwise, a partition number “111” (7) will be returned, which represents the no-matching information. Because the data width of the comparing logic is short and fixed and only simple “compare” operation is required, it can run at a very high speed.

B. The Priority Selecting Logic (Adaptive Load Balancing Logic)

The function of the Priority Selector is to allocate the incoming IP address to the “idlest” TCAM that contains the prefixes matching this IP address, so that the lookup traffic is balanced among the TCAMs adaptively. As mentioned before, we introduce some storing redundancy into our scheme to guarantee the lookup throughput and one prefix may be stored in multiple TCAMs based on the traffic distribution among the ID groups. The priority selector uses the counter’s status of the input queue for each TCAM to determine which one the current IP address should be delivered to. We give the algorithm of the Priority Selector as follow.

Figure 4. Schematics of the complete implementation architecture.

Figure 5. Schematics of the indexing logic.
Algorithm for the Priority Selector

---

Input: Counter[i], i=1,...,K: Status of the buffer for each TCAM;
PN[i], i=1,...,K: Partition numbers of the chips, which are inputted from the Indexing Logic;

Output: Obj: Serial number of the chip that the current IP address should be delivered to.

for i from 1 to K do /* To find a feasible solution */
    if PN[i] ≠ 7 then
        Obj=i; break;
    end if;
end for;

for i from Obj+1 to K do
    if (Counter[i] < Counter[Obj]) and (PN[i] ≠ 7) then
        Obj=i;
    end if;
end for;

---

Because the status of queue counters are independent of the current IP address, and no very high precision is required here, this component can also be implemented in high speed ASIC easily.

C. The Ordering Logic

Because multiple input queues exist in the proposed scheme, the incoming IP address will leave the result cache (as shown in Fig. 4) in a different sequence from the original one. The function of the ordering logic is to insure that the results will be returned in the same order as that of the input side. An architecture based on Tag-attaching is used in the ordering logic. When an incoming IP address is distributed to the proper TCAM, a tag (sequence number) will be attached to it. Then, at the output side, the ordering logic uses the tags to reorder the returning sequence.

D. An Example

Assuming that the traffic distribution among the ID groups is given as shown in Table I, we use the proposed load-balance-based algorithm to construct the tables in the TCAMs and get the result as shown in Table II. When an IP address, 166.103.142.195, is presented to the lookup engine, its ID “1100” (12) is extracted and sent to the Indexing Logic. The ID is compared with the 20 indexes in four groups simultaneously. The partition numbers are returned as “010” (2), “010” (2), “001” (1), and “111” (7), which means that TCAM #1, #2, and #3 contain the group of prefixes matching the IP address, while TCAM #4 does not. These results are then sent to the Priority Selector. Suppose that the counter values of the three TCAMs (#1, #2, and #3) are 6, 7, and 3 respectively. TCAM #3 is selected due to its smallest counter value. Then, the IP address “166.103.142.195”, the partition number “001”, and the current sequence number are pushed into the FIFO queue corresponding to chip #3. When reaching the head of the queue, the IP address is popped out and sent to partition #1 (of TCAM #3) to perform the lookup operation. The final result is sent out by the ordering logic in the original order according to its tag attached. All the above processing steps can be carried out in a pipelined fashion.

IV. PERFORMANCE ANALYSIS AND SIMULATION RESULTS

A. Performance Evaluation

It is difficult to theoretically analyze the performance of the proposed scheme accurately because of the variation of the scheme and the non-determinacy of the lookup traffic. But we can estimate the upper and the lower bound of its performance based on certain assumptions of the lookup traffic.

Assumption: We use queuing theory to model the lookup engine and assume that the arrival process of the incoming IP addresses is a Poisson process with average arrival rate λ. The service process of lookup operation follows a deterministic distribution with a constant service rate µ and service time $T_s = 1/\mu$, and it is independent of the arrival processes. The buffer of each queue is finite with room for n customers (IP addresses).

It is obvious that if the redundancy rate of the entire scheme equals $K$, which means that a full forwarding table would be stored in each of the TCAM, the system can be modeled as an M/D/K/nK queuing system. In this case, the lookup traffic can be always balanced among all of the $K$ TCAMs adaptively, and the overflow of the buffers can be avoided at the maximum level. So the M/D/K/nK queuing model should be the upper bound of the performance.

However, we are more interested in the lower bound of the performance, which affects the practicability of the proposed scheme directly. Neglecting the adaptive load balancing process and assuming that the traffic is distributed evenly to the TCAMs only by the ID bits of the incoming IP addresses (no counter status is considered), the proposed scheme can be modeled as $K$ independently and identically distributed M/D/1/n queuing systems, as shown in Fig. 6.

![M/D/1/n queuing model of the proposed mechanism.](image)

Now we give an analysis on one of the identically distributed M/D/1/n queues. The traffic intensity of each queue is defined as:

$$\rho = \lambda T_s / K$$  \hspace{1cm} (4.1)
Let \( \{ Q_i \}_{i=1}^\infty \) be the (stochastic) process of the number of the IP addresses in the queue at time of the \( i \)-th arrival. And define:

\[
\alpha_i(\rho) := \sum_{j=0}^{\infty} e^{\rho(j+1)} (-1)^j \rho^n (i+1)^n / m! (j \geq 2).
\]

Then the parameters of the queue are given by [13-14]

**The Loss Probability (Blocking Probability) and Throughput:**

\[
P_L := P(Q = n) = \frac{1 + (\rho - 1) \alpha_n(\rho)}{1 + \rho \alpha_n(\rho)}; \quad (4.3a)
\]

**Throughput**

\[
\rho(1 - P_L); \quad (4.3b)
\]

**The Server Utilization (Probability of Non-empty Queue):**

\[
U := P(Q > 0) = \frac{\rho \alpha_n(\rho)}{1 + \rho \alpha_n(\rho)}; \quad (4.4)
\]

**The Expected Response Time (Queue Waiting Time):**

\[
R = \frac{n + (n\rho - 1) \alpha_n(\rho) - 1 - \sum_{j=2}^{\infty} \alpha_j(\rho)}{\rho \mu \alpha_n(\rho)}; \quad (4.5)
\]

The comparison of the parameters of the four M/D/1/n queues with different “n” value (buffer depth) is shown in Fig. 7. Trading off between the loss probability and the response time, we choose n=10 as a typical value of buffer depth for each chip in our mechanism.

### B. Simulation Results

In addition to the theoretical analysis of the algorithm we have run a series of experiments and simulations to measure its performance and adaptability on different types of traffic load distributions. In the case of four TCAMs with a buffer depth n=10 for each, we use two different traffic load distributions among the ID groups to simulate of our proposed scheme. The results are given in Fig. 8.

When the traffic is more evenly distributed (Case #1, the top two diagrams in Fig. 8), we learn from the simulation result that the introduction of storing redundancy only improves the throughput slightly. The load-balance-based memory organization has already restricted the loss (block) rate within 5%. On the other hand, in the case of non-even distribution (Case #2, the bottom two diagrams in Fig. 8), the storing redundancy improves the lookup throughput distinctly when the system is heavily loaded, even though the redundancy rate is as low as 1.25. In both cases, a redundancy rate of 1.25 guarantees the throughput to be nearly 100%, which means that when four TCAMs work in parallel, the proposed scheme promotes the lookup throughput by a factor of 4 and only 25% more memory space is required.

In order to measure the stability and adaptability of the proposed scheme when the traffic distribution varies apart from the original one over time, we run the following simulations with the redundancy rate of 1.25.

![Figure 7. Comparison of the four M/D/1/n queues with different “n” value.](image)

![Figure 8. Comparison of the throughput when using different redundancy rate and applying different traffic distribution.](image)
1) Assuming that the forwarding table is constructed from the traffic distribution given in Case #2 shown in Fig. 8, we apply the lookup traffic with the distribution given in Case #1.

2) Assuming that the forwarding table is constructed from the traffic distribution given in Case #1 shown in Fig. 8, we apply the lookup traffic with the distribution given in Case #2.

3) Assuming that the forwarding table is constructed from the traffic distribution given in Case #1, we apply strictly even-distributed lookup traffic.

Fig. 9 shows the results of the three simulations. Although the traffic distribution varies a lot, the lookup throughput drops less than 5%, meaning that the proposed scheme is not sensitive to the variation of traffic distribution. In fact, the adaptive load-balancing mechanism plays an important role in such cases.

The entire processing delay is between 9 to 12 $T_s$ (service cycles). If 133MHz TCAMs are used, the delay is around 60ns to 90ns, which is acceptable. We also find that the jitter of the entire processing latency is small, which is critical for hardware implementation.

V. CONCLUSIONS

Increasing the lookup throughput and reducing the power consumption of the TCAM-based lookup engine are the two issues discussed in this paper. To distinctly increase the lookup speed and meet the demand of the next-generation terabit routers, parallel mechanism using multiple chips should be deployed. Two topics of applying the parallelism are how to allocate route prefixes evenly and how to balance the lookup traffic among the TCAMs. On the other hand, the power consumption of the TCAM-based lookup engine can be lowered down by reducing the number of entries triggered during a lookup operation. Multi-chip structure and chip partitioning technique are efficient method for this purpose.

In this paper, we proposed a scheme to address both problems. We give a simple but efficient TCAM table partitioning method and present a distributed memory organization based on the study of real-life route tables. We also develop a mathematical model of the problem on load-balance-based TCAM table construction and devise a greedy algorithm to solve it. Based on the performance study, given 25% more memory space, the proposed scheme increases the lookup throughput by a factor of 4 (compared with the single chip scheme) and significantly cut down the power consumption. Table IV shows the parameters of a real implementation of the scheme.

### TABLE IV. A REAL-LIFE EXAMPLE

<table>
<thead>
<tr>
<th>Feature</th>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of TCAM Chips</td>
<td>4</td>
</tr>
<tr>
<td>Chip Size</td>
<td>256K×36b=9Mbit</td>
</tr>
<tr>
<td>Number of Partitions in Each Chip</td>
<td>8</td>
</tr>
<tr>
<td>Max. Number of Route Entries Supporting</td>
<td>819.2K</td>
</tr>
<tr>
<td>Redundancy Rate</td>
<td>1.25</td>
</tr>
<tr>
<td>Working Frequency of TCAM Chips</td>
<td>133MHz</td>
</tr>
<tr>
<td>Max. Lookup Throughput</td>
<td>533Mpps</td>
</tr>
<tr>
<td>Max. Power Consumption*</td>
<td>8×4/8=4 Watts</td>
</tr>
<tr>
<td>High Speed On-chip Cache Requirement</td>
<td>(10×4+40)×32bits=320Bytes</td>
</tr>
<tr>
<td>Avg. Processing Latency</td>
<td>75ns</td>
</tr>
<tr>
<td>Number of Data Buses</td>
<td>4</td>
</tr>
</tbody>
</table>

*: For each chip, the maximum power consumption (all the entries are enabled for search) is 8 Watts.

VI. ACKNOWLEDGEMENT

The authors would like thank Mr. Guansong Zhang and Dr. H. Jonathan Chao for their valuable comments on this paper.
VII. Reference


VIII. Appendix

In this section, we aim at proving that the Load-Balance-Based Table Construction Problem (short for the LBBTC problem) in the later part of this section) mentioned in Section II is an NP-hard problem. We first introduce the Subsum problem and the Average-Division problem. The first one is a classic NP-Complete problem, and the second one can also be proven to be NP-Complete. We then demonstrate that the LBBTC problem is an NP-hard problem by showing the reduction from the Average-Division problem to the LBBTC problem.

Terminology:

We say that a language $L_1$ is polynomial-time reducible to a language $L_2$, written $L_1 \leq_p L_2$, if there exists a polynomial-time computable function $f: \{0,1\}^* \rightarrow \{0,1\}^*$ such that for all $x \in \{0,1\}^*$, $x \in L_1 \Leftrightarrow f(x) \in L_2$. [15]

The Subsum Problem:

Given a finite set $S = \{1,2,...,n\}$, the weight function $w: S \rightarrow Z$, and the target $t \in Z$, we ask whether there is a subset $S' \subseteq S$ that can satisfy $\sum_{x \in S'} w(x) = t$.

We define the Subsum problem as a language:

$\textbf{SUBSET} \_\textbf{SUM} = \{ < S, w, t > : S \subseteq N, $ $w$ is a function from $N \rightarrow Z,$ $t \in Z,$ there exists a subset $S' \subseteq S$ such that $\sum_{x \in S'} w(x) = t \}$

The Average-Division Problem:

Given a finite set $S = \{1,2,...,n\}$, and the weight function $w: S \rightarrow Z$, we ask whether there is a subset $S' \subseteq S$ that can satisfy $\sum_{x \in S'} w(x) = \frac{1}{2}\sum_{x \in S} w(x)$.

We define the Average-Division problem as a language:

$\textbf{AVG}\_\textbf{DIV} = \{ < S, w > : S \subseteq N, $ $w$ is a function from $N \rightarrow Z,$ there exists a subset $S' \subseteq S$ such that $\sum_{x \in S'} w(x) = \frac{1}{2}\sum_{x \in S} w(x) \}$

Lemma A:

The Subsum problem is NP-complete. [15]

Lemma B:

The Average-Division problem is NP-complete.

Proof:

To show that $\textbf{AVG}\_\textbf{DIV}$ is in NP class, for an instance $< S, w, t >$ of the problem, we let the subset be the certificate. Checking whether $\sum_{x \in S'} w(x) = \frac{1}{2}\sum_{x \in S} w(x)$ can be accomplished by a verification algorithm in polynomial time.

We then show that $\textbf{SUBSET}\_\textbf{SUM} \leq_p \textbf{AVG}\_\textbf{DIV}$, namely we show that $\textbf{SUBSET}\_\textbf{SUM}$ can be reduced to $\textbf{AVG}\_\textbf{DIV}$ in polynomial-time. Let $< S, w, t >$ be an instance of $\textbf{SUBSET}\_\textbf{SUM}$, we construct an instance $< S', w'_1 >$ of $\textbf{AVG}\_\textbf{DIV}$ as follows:

Let $Sum = \sum_{x \in S} w(x)$;

Let $S_1 := S \cup \{n+1\}$;

$w'_1(x) = \begin{cases} 2t - Sum, & x \in S \\ 0, & \text{otherwise} \end{cases}$

We now show that there exists a subset $S' \subseteq S$ that satisfies $\sum_{x \in S} w(x) = t$ if and only if there exists a subset $S'_1 \subseteq S_1$ that satisfies $\sum_{x \in S'_1} w'_1(x) = \frac{1}{2}\sum_{x \in S} w(x)$.

It is clear that $\sum_{x \in S'_1} w'_1(x) = \frac{1}{2}\sum_{x \in S} w(x)$ according to the definition above. If there exists a subset $S'_1 \subseteq S_1$ and $S'_1$ satisfies $\sum_{x \in S'_1} w'_1(x) = \frac{1}{2}\sum_{x \in S} w(x) = t$;

Then we let $S' := \{S'_1, \ldots, n+1 \notin S'_1, \ldots, S'_1 - S'_1 \ldots, n+1 \notin S'_1 \}$ and because $n+1 \notin S'$, it is obvious that $S' \subseteq S$ and $\sum_{x \in S} w(x) = \sum_{x \in S'} w'_1(x) = t$; on the other hand, if there exists a
subset \( S' \subseteq S \) and satisfies \( \sum_{x \in S'} w(x) = t \), then we let \( S'_i = S' \), therefore,
\[
\sum_{x \in S'} w_i(x) = \sum_{x \in S'_i} w_i(x) = t = \frac{1}{2} \sum_{x \in S} w_i(x),
\]
and \( S'_i = S' \subseteq S = S_i \).

So \( \text{AVG}_i \) is NP-Complete.

**Theorem 2:**

The \( \text{LBBTC} \) Problem is NP-hard.

**Proof:**

We first introduce the decision problem of the \( \text{LBBTC} \) Problem and define it as a language, and then give the reduction from the \( \text{AVG}_i \) to the \( \text{LBBTC} \) Problem.

The Decision Problem of the \( \text{LBBTC} \) Problem:

Given the set of ID group \( S = \{1, 2, ..., 2^p\} \), the storing redundancy rate of the whole mechanism \( Rd \), the number of the chips \( K \), the tolerance of the discrepancy of the table sizes \( T \), the traffic distribution among the ID groups \( D \), and a real number \( q \). We ask whether there exists an allocation scheme \( \{Q_i\}_{i=1}^K \) that can satisfy the following restrictions:

\[
Q_i \subseteq S_j, \quad j = 1, 2, ..., K,
\]

\[
\big|Q_i\big| - \big|Q_j\big| \leq T \quad (\forall 0 < i \leq K, 0 < j \leq K);
\]

\[
\text{BOOL}(i, j) = \begin{cases} 1 & \text{\ if } i \in Q_j; \\ 0 & \text{\ otherwise}; \end{cases}
\]

\[
G[j] = \sum_{i=1}^K \text{BOOL}(i, j) \quad (j \in S);
\]

\[
\sum_{j \in S} G[j] \leq 2^p \times Rd \quad (j \in S);
\]

\[
1 \leq G[j] \leq K, \quad G[j] \in \mathbb{Z}^+ \quad (j \in S);
\]

\[
D[i] = \sum_{j \in Q_i} D_{-id}[j] / G[j] \quad (i = 1, ..., K);
\]

\[
\max_i (D[i] - \min_i (D[i])) \leq q.
\]

We define the \( \text{LBBTC} \) problem as a language:

\[
\text{LBBTC: } = \{ <S, K, Rd, T, D_{-id}, q> : S = \{1, 2, ..., 2^p\} \text{ is the set of the ID groups,} \]

\[
K \in \mathbb{N} \text{ is the number of the chips,} \]

\[
Rd \in \mathbb{R} \text{ is the redundancy rate of the whole mechanism,} \]

\[
T \in \mathbb{N} \text{ is the tolerance of the discrepancy of the table sizes,} \]

\[
D_{-id} \text{ is a function (mapping) from } S \rightarrow \mathbb{R}, \text{ is the traffic distribution among the ID groups,} \]

\[
q \in \mathbb{R}, \text{ and} \]

\[
\text{there exists an allocation scheme } \{Q_i\}_{i=1}^K \text{ that satisfies the six restrictions given in the } \text{LBBTC decision problem.}\}

We now show that \( \text{AVG}_i \leq \text{LBBTC} \). Namely we show that \( \text{AVG}_i \) can be reduced to \( \text{LBBTC} \). Let \( <S, w> \) be an instance of \( \text{AVG}_i \), we construct an instance \( <S, K, Rd, T, D_{-id}, q> \) of \( \text{LBBTC} \) as follows:

Let \( S = S_1, \quad D_{-id}[i] = w(i) (i \in S_1), \quad K = 2, Rd = 1, T \rightarrow \infty, q = 0 \), then restriction (II) is now released, and using restriction (III) and (IV), we get that \( G[j] = 1 (i = 1, 2), Q_1 \cap Q_2 = \phi \). And the restrictions are re-constructed as follow:

\[
Q_1 \cup Q_2 = S_1; \quad (1)
\]

\[
Q_1 \cap Q_2 = \phi; \quad (2)
\]

\[
D[j] := \sum_{x \in Q_j} w(x) \quad (j = 1, 2); \quad (3)
\]

\[
\max_j (D[j] - \min_j (D[j])) \leq 0 \quad (4)
\]

We now show that \( <S, w> \in \text{AVG}_i \text{ if and only if } <S_1, 2, 1, \infty, w, 0> \in \text{LBBTC} \) as follow:

If there exists an allocation scheme \( \{Q_1, Q_2\} \) satisfying restriction (1-4), then we let \( S'_1 = Q_1 \), and according to restriction (3) and (4), \( \sum_{x \in S_1} w(x) = \frac{1}{2} \sum_{x \in S_1} w(x) \). On the other hand, if there exists a subset \( S'_i \subseteq S_i \) which satisfies \( \sum_{x \in S'_i} w(x) = \frac{1}{2} \sum_{x \in S'_i} w(x) \), then when we let \( Q_i = S'_i \) and \( Q_2 = S_i - S'_i \), it is clear that restriction (1-4) can all be satisfied.

So \( \text{AVG}_i \) can be reduced to \( \text{LBBTC} \). Therefore, \( \text{LBBTC} \) is NP-hard.